UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/769,786	02/03/2004	Hak-Ki Choi	6161.0105.US	6161.0105.US 9242	
58027 H.C. PARK &	7590 08/23/2007 ASSOCIATES, PLC		EXAM	EXAMINER	
8500 LEESBU	•		NGUYEN, JENNIFER T		
SUITE 7500 VIENNA, VA	22182		ART UNIT	PAPER NUMBER	
			2629		
			f		
			MAIL DATE	DELIVERY MODE	
			08/23/2007	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

		Application No.	Applicant(s)	
Office Action Summary		10/769,786	CHOI ET AL.	
		Examiner	Art Unit	
•		Jennifer T. Nguyen	2629	
The MAILING DATE Period for Reply	of this communication app	ears on the cover sheet	with the correspondence ac	dress
A SHORTENED STATUTO WHICHEVER IS LONGER  - Extensions of time may be available after SIX (6) MONTHS from the may be a specified at the second state of the second s	R, FROM THE MAILING DA e under the provisions of 37 CFR 1.13 alling date of this communication. bove, the maximum statutory period valended period for reply will, by statute, ter than three months after the mailing	ATE OF THIS COMMUING(a). In no event, however, may will apply and will expire SIX (6) M, cause the application to become	NICATION. a reply be timely filed ONTHS from the mailing date of this of ABANDONED (35 U.S.C. § 133).	·
Status				
	2b)⊠ This	action is non-final.	atters, prosecution as to the .D. 11, 453 O.G. 213.	e merits is
Disposition of Claims				
4) ⊠ Claim(s) <u>1-12</u> is/are 4a) Of the above clai 5) □ Claim(s) is/ar 6) ⊠ Claim(s) <u>1,5,7,9,10</u> are s 7) ⊠ Claim(s) <u>2-4, 6, 8, ar</u> 8) □ Claim(s) are s	m(s) is/are withdrawe e allowed. and 12 is/are rejected. and 11 is/are objected to.	vn from consideration.		
Application Papers				
	on is/are: a) account any objection to the sheet(s) including the correct	epted or b)  objected t drawing(s) be held in abey ion is required if the drawi	vance. See 37 CFR 1.85(a). ng(s) is objected to. See 37 C	• •
Priority under 35 U.S.C. § 11	9			
<ol> <li>Certified copie</li> <li>Certified copie</li> <li>Copies of the application from</li> </ol>	c) None of: es of the priority documents es of the priority documents	s have been received. s have been received in rity documents have been u (PCT Rule 17.2(a)).	Application No en received in this National	l Stage
			·	
Attachment(s)			•	
Notice of References Cited (PT 2)  Notice of Draftsperson's Patent 3)  Information Disclosure Stateme Paper No(s)/Mail Date	Drawing Review (PTO-948)	Paper N	w Summary (PTO-413) lo(s)/Mail Date of Informal Patent Application	

Application/Control Number: 10/769,786 Page 2

Art Unit: 2629

## **DETAILED ACTION**

1. This Office action is responsive to amendment filed on 06/12/07.

## Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 1, 5, 7, 9, 10, and 12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Iwasa et al. (Patent No.: US 6,937,213) in view of Russell (Patent No.: US 4,029,937).

Regarding claim 1, Iwasa teaches a plasma display panel driving circuit (fig. 13) for generating a ramp pulse for linearly increasing or decreasing a panel capacitor voltage of a plasma display panel (PDP 1, fig. 1), comprising:

a transistor (Q1, fig. 13) in which at least one parasitic capacitance is formed (col. 8, lines 11-15);

a negative feedback element (C1) coupled to the transistor, for performing negative feedback control on a voltage charged in the parasitic capacitance so that the transistor may operate as a constant current source (col. 8, lines 47-53); and

a first capacitor (C3) coupled between a gate and an active node of the transistor (col. 13, lines 40-59).

Iwasa differs from claim 1 in that he does not specifically teach the first capacitor having a temperature characteristic opposite to a temperature characteristic of the negative feedback element.

Art Unit: 2629

Russell teaches a capacitor having a temperature characteristic opposite to a temperature characteristic of the negative feedback element (col. 4, lines 2-25). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate the capacitor as taught by Russell in the system of Iwasa in order to attain a ramp voltage generating circuit having a highly accurate output signal.

Regarding claim 5, Iwasa teaches the negative feedback element comprises a resistor (R1f, fig. 13) coupled to an output end of the transistor (Q1), and the first capacitor (C3) is coupled between the output end of the transistor and the gate of the transistor (col. 13, lines 28-59).

Regarding claim 7, Iwasa teaches a plasma display panel driving circuit (fig. 14) for generating a ramp pulse for linearly increasing or decreasing a panel capacitor voltage of a plasma display panel (PDP 1, fig. 1), comprising:

a transistor (Q5, fig. 14) having parasitic capacitance formed between a gate and a source thereof (col. 8, lines 11-15);

a first capacitor (C2) coupled between the gate and a drain of the transistor (col. 8, lines 48-54); and

a second capacitor (C4) coupled between the gate and the drain of the transistor (col. 13, lines 40-59).

Iwasa differs from claim 7 in that he does not specifically teach the first capacitor having a temperature characteristic opposite to a temperature characteristic of the first capacitor.

Russell teaches a capacitor having a temperature characteristic opposite to a temperature characteristic of the first capacitor (col. 4, lines 2-25). Therefore, it would have been obvious to

one of ordinary skill in the art at the time the invention was made to incorporate the capacitor as taught by Russell in the system of Iwasa in order to attain a ramp voltage generating circuit having a highly accurate output signal.

Regarding claim 9, Iwasa teaches a plasma display panel driving circuit for generating a ramp pulse for linearly increasing or decreasing a panel capacitor voltage of a plasma display panel (PDP 1, fig. 1), comprising:

a transistor (Q1, fig. 13) having a parasitic capacitance formed between a gate and a source thereof (col. 8, lines 11-15); and

a first capacitor (C1) coupled between the gate and the source of the transistor (col. 8, lines 47-53).

Iwasa differs from claim 9 in that he does not specifically teach the first capacitor having a temperature characteristic opposite to a temperature characteristic of the parasitic capacitance.

Russell teaches a capacitor having a temperature characteristic opposite to a temperature characteristic of the parasitic capacitance (col. 4, lines 2-25). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate the capacitor as taught by Russell in the system of Iwasa in order to attain a ramp voltage generating circuit having a highly accurate output signal.

Regarding claim 10, Iwasa teaches a second capacitor (C3) coupled between the gate and a drain of the transistor (col. 13, lines 40-59).

Regarding claim 12, Iwasa teaches a resistor (Rg1, fig. 17) coupled to the source of the transistor (Q1) (col. 17, lines 19-26).

Application/Control Number: 10/769,786 Page 5

Art Unit: 2629

4. Claims 2-4, 6, 8, and 11 are objected to as being dependent upon a rejected base claim,

but would be allowable if rewritten in independent form including all of the limitations of the

base claim and any intervening claims.

5. Applicant's arguments with respect to claims 1-12 have been considered but are moot in

view of the new ground(s) of rejection.

Conclusion

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Jennifer T. Nguyen whose telephone number is 571-272-7696.

The examiner can normally be reached on Mon-Fri: 9:00am-5:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Richard A. Hjerpe can be reached on 571-272-7691. The fax phone number for the

organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Jennifer Nguyen

3/17/07

RICHARD HJERPE SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2600